LXTALE from Intel Corporation. Find the PDF Datasheet, Specifications and Distributor Information. (This Datasheet also supports the LXT PHY.) Applications. Product Features LXTALE – Extended (° to 85 °C amb.) ▫ LXTALC. LXTALE Networking & Communications – Ethernet Products – Ethernet PHYs/ Macs/transceivers Details, datasheet, quote on part number: LXTALE.
|Published (Last):||14 September 2005|
|PDF File Size:||9.62 Mb|
|ePub File Size:||15.1 Mb|
|Price:||Free* [*Free Regsitration Required]|
This document also supports the LXT device. Its operating condition can be set using auto-negotiation, parallel detection, or manual control. Low power consumption mW typical. Supports auto-negotiation and parallel detection. MII interface with extended register capability.
Robust baseline wander correction performance. Supports JTAG boundary scan. Integrated, programmable LED drivers. Intel products are not intended for use in medical, life saving, life sustaining applications. Intel may make changes to specifications and product descriptions at any time, without notice.
Designers must not rely on the absence or characteristics of any features or instructions marked “reserved” or “undefined. The LXTA may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request. Contact your local Intel sales office or your distributor to obtain the latest specifications pxt971ale before placing your product order.
Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling or by visiting Intel’s website lxt971alf http: August 7, LXTA 3. August 7, Introduction August 7, Status Register 2 Address Added Table note 2. Modified first sentence under this heading. Added Typ values to Vcc current.
LXTALE Datasheet(PDF) – Intel Corporation
Added Table 26 information. January Page Description Clock Requirements: Modified language under Clock Requirements heading.
August 7, 11 LXTA 3. August 7, 13 LXTA 3. August 7, 15 LXTA 3. Intel recommends that all inputs and multi-function pins be tied to the inactive states and all outputs be left floating, if unused.
LXTALE datasheet(39/90 Pages) INTEL | V Dual-Speed Fast Ethernet PHY Transceiver
Signals a receive error condition has occurred. Signals a transmit error condition. The LXTA asserts this output when a collision is detected.
This output remains Lxt971ae for the duration of the collision. This signal is asynchronous and is inactive during fullduplex operation.
During half-duplex operation Register bit 0. Daatasheet full-duplex operation Register bit 0. A2 63 CRS 1. Clock for the MDIO serial data channel. Maximum frequency is 8 MHz. When Register bit Interrupt is cleared by reading Register Dual function input depending on the state of the device. Tie High for FX mode Register bit SD input from the fiber transceiver. Normal Operation TP Mode: Tie to GND uses an internal pulldown.
For standard digital loopback testing Register bit 0. August 7, 17 LXTA 3. These pins select the TX output slew rate rise and fall time as follows: This pin provides bias current for the internal circuitry.
Must be tied to ground through a The value of this datashfet can be overridden by Register bit A clock can also be used at XI. These pins are not used and should not be terminated.
Requires either a lct971ale. Test data sampled with respect to the rising edge of TCK. Test data driven with respect to the falling edge of TCK. Test clock input sourced by ATE. Test reset input sourced by ATE. Symbol Type1 Signal Description 1. If JTAG port is not used, these pins do not need to be terminated. These pins drive LED indicators. These pins also provide initial configuration settings refer to Table 9 on page 30 for details.
August 7, 19 LXTA 3. A High Z High impedance or three-state determines when the device is drawing a current of less than 20 nA. The LXTA reads its configuration pins on power-up to check for lst971ale operation settings. The receiver utilizes decision feedback equalization to increase noise and cross-talk immunity by as much as 3 dB over an ideal all-analog equalizer. This results in improved receiver noise and cross-talk performance.
The OSP lxt971ald processing scheme also requires substantially less computational logic than traditional DSP-based designs. This lowers power consumption and also reduces the logic switching noise generated by DSP engines.
August 7, datasehet LXTA 3. Refer to Figure 3 on page 13 for specific pin assignments. When not transmitting data, the LXTA generates During 10 Mbps operation, Manchester-encoded data is exchanged.
When no data is being exchanged, the line is left in an idle state. Link pulses are transmitted periodically to keep the link satasheet. Only a transformer, RJ connector, load resistor, and bypass capacitors are required to complete this interface. On the transmit side, the LXTA has an active internal termination and does not require external termination resistors.
Intel’s patented waveshaping technology shapes the outgoing signal to help reduce the need for external EMI filters. Four slew rate settings refer to Table 4 on datssheet 18 allow the designer to match the output waveform to the magnetic characteristics.
On the receive side, the internal impedance is high enough that it has no practical effect on the external termination circuit. Fiber mode is selected through Register bit Configure Register bit It is used only during auto-negotiation, and is applicable only to twisted-pair links. It is typically used when re-starting the auto-negotiation sequence to indicate to the link partner that the link is down because the advertising device detected a fault.
Loss of signal quality blocks any fiber data from being received and causes a link loss. The FEFI consists of 84 consecutive ones followed by a single zero. This pattern must be repeated at least three times. The LXTA transmits the far-end fault code a minimum of three times if all the following conditions are true: Fault Code transmission is enabled Register bit Loopback is not enabled. The MII consists of a data interface and a management interface.
Separate parallel buses are provided for transmit and receive. This interface operates at either 10 Mbps or Mbps. The speed is set automatically, once the operating conditions of the network link have datashedt determined. August 7, 23 LXTA 3. Setting Register bit This interface allows upper-layer devices to monitor and control the state of the LXTA.
The MDIO interface consists of a ratasheet connection, a specific protocol that runs across the connection, and an internal set of addressable registers.
Some registers are required and their functions are defined by the IEEE